Abstract-We present CMOS compatible dry etching and nonalloyed ohmic contacts on InP dice on silicon. These developments are validated through the demonstration of a continuous wave III-V/Si laser with etched facets and gold free contacts.
I. INTRODUCTION
The field of silicon photonics aims at merging photonics devices on CMOS circuits with microelectronics tools on large size wafers. This full integration enables either improved functionality of the electronic circuits or miniaturization of optical functions. Even though most of the required optical functions (routing, multiplexing, demultiplexing, coupling, modulation, photodetection, actuation) can be realized with silicon or silicon related materials, up to now only InP-based III-V materials allowed for the realization of compact and efficient laser sources on silicon [1, 2] .
A promising approach to merge microelectronics and optoelectronics on a CMOS platform for including the laser sources therefore necessitates to make use of heterogeneous integration by means of die-to-wafer molecular bonding [3] using the so-called above IC approach. In this approach, the optical active devices are fabricated at the back-end levels and the temperature budget is limited to 400°C.
Even though SiO 2 /SiO 2 molecular bonding of InP dice on 200mm Si wafers was already reported [3] , still some problems remain for the III-V/Si processing. Firstly, dry etching processes of InP dice bonded on silicon need to be developed at the 200mm scale without impacting the silicon or silicon dioxide materials. This is mandatory as there are large wafer areas free of InP material that are exposed to the plasma. Secondly, to our knowledge only III-V on silicon lasers processed in optoelectronics clean room with goldbased contacts obtained by lift off were reported. These kinds of contacts are not CMOS compatible. Indeed gold acts as a deep level in silicon and is therefore strictly forbidden in a microelectronics room. Moreover, the lift off process is not well known in the field of microelectronics where usually thin photoresist layers are used.
In this paper we present recent developments that pave the way to a full integration of InP on silicon in CMOS pilot lines. A continous wave operation InP based laser on silicon is also demonstrated with ohmic contacts free of gold. All the presented results are obtained on InP structures grown by molecular beam epitaxy which are first covered by a thin SiO 2 layer, then diced into 5x5mm 2 dice and finally bonded on SiO 2 /Si wafers.
II. 200MM DRY ETCHING OF INP DICE ON SILICON
Among the different chemistries that are known to etch InPbased materials, we investigated inductively coupled plasma (ICP) etching with Cl 2 /H 2 gases and reactive ion etching (RIE) with CH 4 /H 2 gases, using the same 200mm processing tool. Even though very steep profiles were achieved using the former chemistry, allowing for the demonstration of InGaAsP/InP Fabry-Pérot lasers on silicon [4] , etching rates obtained were high (~2μm/min), making difficult to stop etching on a given thin epilayer. We also found the etching quality to be very sensitive to the III-V environment (silicon, silicon dioxide), as already reported by Guilet et al. [5] . This can be very detrimental when etching dice bonded on 200mm wafers for which the Si/SiO 2 surface ratio may vary.
Therefore we focused on the CH 4 /H 2 dry etching under RIE plasma mode. Using a total pressure and flow rates of 100mTorr and 40sccm, respectively, and applying an RF power of 200W, a CH 4 /H 2 flow rate ratio of 80/20 is found to minimize the polymer formation on the III-V flat surfaces while keeping a significant etching rate of 100nm/min. Under these conditions hard mask (SiO 2 or SiN x ) selectivity is extremely high as polymer deposition takes place on these "inert" surfaces, and the dice etching quality does not depend on the environment. Moreover, steep profiles with no trenching are observed, as illustrated in Figure 1 . These plasma conditions also allow for the etching of InGaAs, InGaAsP, and AlGaInAs alloys, although the etching rate was found to be lower. 
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III. NON ALLOYED OHMIC CONTACTS FREE OF GOLD
In the field of optoelectronics ohmic contacts on n-InP (pInGaAs) samples are usually obtained by Ni/GeAu (Ti/Pt/Au) evaporation and lift off, and a subsequent annealing. In figure  2 , we present the voltage-current curves measured on dice processed individually in an optoelectronics clean room using the same process described above but with Ni/Al and Ti/Al metals instead. The samples consist of a 5x10 18 cm -3 n-doped 500nm thick InP layer bonded on silicon. Without annealing, the specific contact resistance obtained using the Transmission Line Method (TLM) with these metal stacks is 2x10 -5 .cm 2 and 9x10 -5 .cm 2 , respectively. These values compare favorably with the gold-based stacks deposited under the exactly same conditions, therefore showing that it is possible to get rid of gold, as already reported by Katz et al. [6, 7] . We then investigated the microelectronics contacts realized in our CMOS pilot line. After the die-to-wafer bonding step, silicon dioxide was full sheet deposited at 250°C on the 200mm wafer. After a 248nm DUV lithography, the oxide was etched down to the III-V to delimitate the TLM pads. Then a Ti/TiN/AlCu stack was full sheet deposited at 200°C maximum temperature. Prior to this deposition an acid-based chemistry was operated on some wafers for III-V deoxidation purposes. After a second lithography step, the metal stack was dry etched with a chlorine-based chemistry down to the oxide which acts as a stop layer. No annealing was performed on the wafers.
The dice upper doped layer consists of either a 5x10 18 cm It can be seen from these figures that ohmic contacts are obtained on both n-InP and p-InGaAs using the standard microelectronics Ti/TiN/AlCu metal stack, provided that a deoxidation prior to metal deposition is performed. The specific contact resistance derived is 1x10 -4 .cm 2 on n-InP and 6x10 -5 .cm 2 on p-InGaAs. These values are sufficiently low to allow for device fabrication. The effect of annealing will be investigated in another study, taking into account the thermal constraints of the molecular bonding.
IV. CONTINUOUS WAVE OPERATION LASER ON SILICON WITH FREE OF GOLD CONTACTS
As a test demonstrator to validate these developments, InGaAsP/InP Fabry-Pérot lasers on silicon were fabricated. The device fabrication is similar to the lasers on silicon reported in [4] , except that laser facets were defined by CH 4 /H 2 dry etching and that gold-free Ti/Al and Ni/Al contacts without annealing were used. The devices are tested under continuous and optical power measurements are done by a calibrated integrating sphere installed right above the samples, therefore meaning that only a fraction of the stimulated emission is collected. The inset of Figure 5 shows the lasing spectrum of a device driven slightly above threshold at 240mA. The lasing wavelength is centred at 1.565 m.
V. CONCLUSION AND PERSPECTIVES CH 4 /H 2 RIE etching was successfully applied to etch InPbased materials die-to-wafer bonded on 200mm silicon wafers. It was shown to induce steep profiles, smooth surfaces, and no trenching. CMOS compatible nonalloyed ohmic contacts on both n-InP and p-InGaAs III/V dice were obtained with microelectronics standard as deposited Ti/TiN/AlCu metal stacks. A Fabry-Pérot laser operating under CW was demonstrated to validate these technological developments. These results pave the way to a full integration of III-Vs on silicon on CMOS pilot lines.
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